PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ :		(11) International Publication Number: WO 94/00899	
H02H 3/00	A1	(43) International Publication Date: 6 January 1994 (06.01.94)	
(21) International Application Number: PCT/US93/01946 (22) International Filing Date: 5 March 1993 (05.03.93)		(81) Designated States: CA, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(30) Priority data: 07/901,364 19 June 1992 (19.06.92)		Published With international search report.	
(71) Applicant: SQUARE D COMPANY [US/US]; 1 Roselle Road, Palatine, IL 60067 (US).	415 So	ath	
(72) Inventor: JENSEN, Scott, Richard; 3316 1st Ave Cedar Rapids, IA 52405 (US).	enue, N	w,	
(74) Agent: GOLDEN, Larry, I.; Square D Comp South Roselle Road, Palatine, IL 60067 (US).	any, 14	115	
•			

(54) Title: MICROPROCESSOR WATCH-DOG MONITOR FOR ELECTRONIC TRIP UNITS



(57) Abstract

A microprocessor watch-dog monitor for electronic trip units includes an input transistor (Q1), a timing circuit (16), and a comparator circuit (18). The comparator circuit is formed of a first bipolar transistor (Q3) of the PNP-type conductivity and a second bipolar transistor (Q4) of the NPN-type conductivity.

rev:

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	MR	Mauritania
ĀŪ	Australia	GA	Gabon	MW	Malawi
BB	Barbados	GB	United Kingdom	NE	Niger
BE	Belgium	GN	Guinea	NL	Netherlands
BF	Burkina Faso	GR	Greece	NO	Norway
BG	Bulgaria	HU	Hungary	NZ	New Zealand
BJ	Benin	IE	Ireland	PL	Poland
BR	Brazil	iπ	Italy	PT	Portugal
BY	Belarus	JP	Japan	RO	Romania
	Canada	KP	Democratic People's Republic	RU	Russian Federation
CA	Central African Republic		of Korea	SD	Sudan .
CF	-	KR	Republic of Korea	SE	Sweden .
CC	Congo .	KZ	Kazakhstan	SI	Slovenia
CH	Switzerland	LI	Liechtenstein	SK	Slovak Republic
CI	Côte d'Ivoire	Ľĸ	Sri Lanka	SN	Senegal
СМ	Cameroon	LU	Luxembourg	TD	Chad
CN	China		Latvia	TG	Togo
cs	Czechoslovakia	LV		ÜĀ	Ukraine
CZ	Czech Republic	MC	Monaco	US	United States of America
DE	Germany	MG	Madagascar	UZ	Uzbekistan
DK	Denmark	ML	Mali	VN	Vict Nam
ES	Spain	MN	Mongolia	VIV.	A Ref 140H
Fl	Finland				

PCT/US93/01946

5

10

15

20

25

DESCRIPTION

MICROPROCESSOR WATCH-DOG MONITOR FOR ELECTRONIC TRIP UNITS

BACKGROUND OF THE INVENTION

This invention relates generally to solid-state circuit interrupters in electrical distribution systems and more particularly, it relates to an improved microprocessor watch-dog monitor for electronic trip units used is circuit interrupters so as to maintain the integrity of the trip units.

As is generally well-known in the art, circuit breakers have been widely used in commercial and industrial applications for protecting electrical conductors and apparatus connected thereto from damage due to excessive current flow. Circuit breakers typically included trip systems which were designed to interrupt when the current flowing through them exceeded a predetermined level. Specifically, most simple trip systems utilized an electromagnet to trip the circuit in response to current or voltage fluctuations. The electromagnet provided a magnetic field in response to current flowing through the circuit breaker. When the current level increased beyond the predetermines sevel or trip point, the magnetic field "trips" a mechanism which causes a set of circuit breaker contacts to release, thereby "opening" or "breaking" the circuit path.

10

15

20

25

Gradually, however, there has arisen a need in the industry for more sophisticated and elaborate tripping systems as the complexity of electrical distribution systems increased. For example, in many commercial and industrial equipment today it is desired to have circuit preakers that perform both an instantaneous and delayed tripping (i.e., time-current interrupting characteristics) so as to provide improved accuracy and flexibility on the equipment to be controlled. For this reason, many microprocessor-based solid-state circuit interrupters have been also developed in the prior art in an attempt to provide more accurate and reliable control operations on the electrical distribution system on which the circuit interrupter was being employed. To this end, a microcomputer is provided which is coupled between the current path and a trip solenoid controlling the mechanism for breaking the current path. The microcomputer stores trip points which activate the trip solenoid when the current within the current path exceeds the trip points.

Therefore, in order to enhance system dependability there is generally required a watch-dog circuit for protecting the tripping system in the event of a microcomputer malfunction. Prior art watch-dog circuits are known to exist which include either an operational amplifier or a discrete programmable unijunction transistor. While these prior art circuits performed their function adequately, they suffer from the disadvantage of being high in cost and having a low reliability.

Accordingly, the present invention is directed to an improved microprocessor watch-dog monitor which provides for more reliable operation and performance at a reduced cost. Specifically, the microprocessor watch-dog monitor of the instant invention includes a comparator circuit formed of a first bipolar transistor of the PNP-type conductivity and a second bipolar transistor of the NPN-type conductivity.

SUMMARY OF THE INVENTION

Accordingly, it is a general object of the present invention to provide an improved microprocessor watch-dog monitor for electronic trip units which is relatively simple and economical to manufacture and assemble, but yet overcomes the disadvantages of the prior art circuits.

It is an object of the present invention to provide an improved microprocessor watch-dog monitor for electronic trip units which has a high reliability in its operation.

It is another object of the present invention to provide an improved microprocessor watch-dog monitor for electronic trip units which is formed of components with relatively low cost.

WO 94/00899 PCT/US93/01946

-4-

It is still another object of the present invention to provide an improved microprocessor watch-dog monitor for electronic trip units which includes a comparator circuit formed of a first bipolar transistor of the PNP-type conductivity and a second bipolar transistor of the NPN-type conductivity.

5

10

15

20

25

In accordance with these aims and objectives, the present invention is concerned with the provision of and improved microprocessor watch-dog monitor for electronic trip units which includes an input transistor, a timing circuit, and a comparator circuit. The input transistor has its gate coupled to an input terminal and its source connected to a ground potential. A first resistor has its one end connected to the drain of the input transistor and its other end connected to an internal node. The timing circuit is formed of a second resistor and a capacitor. The second resistor has its one end connected to a power supply potential and its other end connected to one end of the capacitor and to the internal node. The other end of the capacitor is connected to the ground potential.

The comparator circuit is formed of a first switching transistor and a second switching transistor. The first switching transistor has its emitter connected to the internal node. The second switching transistor has its base connected to the collector of the first switching transistor, its collector connected to the base of the first switching transistor, and its emitter coupled

to an output terminal. A voltage divider is formed of third and fourth resistors. The third resistor has its one end connected to the power supply potential and its other end connected to the collector of the second switching transistor and to one end of the fourth resistor. The other end of the fourth resistor is connected to the ground potential.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and advantages of the present invention will become more fully apparent from the following detailed description when read in conjunction with the accompanying drawings with like reference numerals indicating corresponding parts throughout, wherein:

Figure 1 is a detailed schematic circuit diagram of a microprocessor watch-dog monitor, constructed in accordance with the principles of the present invention; and

Figure 2 are waveforms at various points in the circuit of Figure 1, useful in understanding its operation.

10

15

20

25

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring now to the drawings, there is shown in Figure 1 a detailed schematic circuit diagram of an improved microprocessor watch-dog monitoring circuit 10 for use in association with microcomputer-based electronic trip units employed in solid-state circuit interrupters. The watch-dog monitoring circuit 10 serves to maintain the integrity of the microcomputer-based electronic trip units. In other words, the watch-dog monitoring circuit protects the trip units in the event of microcomputer malfunctions. Therefore, the watch-dog monitoring circuit 10 is designed to engage a trip solenoid 11 for breaking the current path in the circuit interrupter if the microcomputer 12 fails to reset it within a predetermined time period.

The watch-dog monitoring circuit 10 is comprised of an input switching circuit 14, a timing circuit 16, and a comparator circuit 18. The input circuit 14 includes an N-channel input field-effect transistor Q1, a current-limiting collector resistor R1, a base resistor R6, an input resistor R5, and a diode D1. The transistor Q1 has its drain connected to one end of the current-limiting resistor R1, its gate connected to one end of the base resistor R6, and its source connected to a ground potential GND. The anode of the diode D1 is also connected to the ground potential and to one end of the input resistor R5, and the cathode of the diode D1 is connected to the gate of the transistor Q1. The other end of the resistor R5 is connected to the other end of the base resist r R6.

WO 94/00899 PCT/US93/01946

The other nd of the resistor R1 is connected to an internal node A.

The monitoring circuit 10 further includes an input terminal 20 and an output terminal 22. The input terminal 20 is coupled to the microcomputer 12 for receiving reset pulses in the form of a pulse train, each pulse having a pulse width of approximately 200 ms and a period of 500 ms. The amplitude of the pulses varies between zero and +5.0 volts. The input terminal 20 is connected to one end of an input resistor R18. The other end of the resistor R18 is connected to one end of a coupling capacitor C3. The other end of the capacitor C3 is connected to the junction of the resistors R5 and R6.

5

10

15

20

25

A second input transistor Q2 may be optionally provided for testing the watch-dog monitoring circuit by simulating a malfunction of the microcomputer 12 (i.e., reset pulses are stopped). As can be seen, the transistor Q2 has its collector connected to one end of the capacitor C3, its base coupled to a second input terminal 24 via a current-limiting resistor R9, and its emitter connected to the ground potential. In order to simulate a failure, the second input terminal 20 has applied thereto a voltage of +5.0 volts, thereby rendering the transistor Q1 non-conductive.

The timing circuit 16 is formed of a r sistor R2 and a timing capacitor C1. One end of the resistor R2 is

10

15

20

25

cally at +12.0 volts. The other end of the resistor R2 is connected to one end of the capacitor C1 and to the internal node A. The other end of the capacitor C1 is connected to the ground potential.

The comparator circuit 18 includes a bipolar PNP-type switching transistor Q3, a bipolar NPN-type switching transistor Q4, and a voltage divider formed of resistors R7 and R8. The transistor Q3 has its emitter connected to the junction of the resistor R2 and the capacitor C1 at the internal node A, its base connected to the collector of the transistor Q4, and its collector connected to the base of the transistor Q4. One end of the resistor R7 is also connected to the power supply potential VCC. The other end of the resistor R7 is connected to one end of the resistor R8 and to the collector of the transistor Q4. The other end of the resistor R8 is connected to the ground potential.

A diode D2 has its anode connected to the emitter of the transistor Q4 and its cathode connected to the output terminal 22. The output terminal 22 provides an output signal for energizing the trip solenoid 11.

The operation of the microprocessor watch-dog monitoring circuit 10 will now be explained with reference to the waveforms of Figure 2. Under normal operating conditions, the logic high reset pulses on the

10

15

20

25

30

input terminal 20 will be regularly generat d (every 200 ms) by the microcomputer 12. The reset pulses are passed through the resistor R18, the capacitor C3, and the resistor R6 to the gate of the input transistor Q1. As a result, the input transistor Q1 will be turned on periodically so as to discharge the capacitor C1 via the resistor R1 and the drain-source junction of the However, if the microcomputer 12 maltransistor Q1. functions so as to stop the generation of the periodic reset pulses the input transistor Q1 will remain in the It should be noted that this non-conductive state. "failed" condition can be simulated by supplying a voltage of +5.0 volts to the base of the second input transistor 02.

In the "failed" condition, as designated at time t1 in the waveform 26 in Figure 2, the capacitor C1 will begin to charge up along the waveform 28 in Figure 2. At the time t2 when the voltage defining a turn-on signal on the capacitor C1 is greater than the reference voltage $V_{\rm ref}$ on the base of the transistor Q3 by a $V_{\rm he}$, the transistor Q3 will be turned on so as to pull up the base of the transistor Q4. Consequently the transistor Q4 will also be rendered conductive. When the transistor Q4 turns on, the output voltage V_{out} of +6.18 on the waveform 30 in Figure 2 will appear at the output terminal 24 at the time t3. This high voltage on the output terminal 24 is used to engage or energize the trip solenoid 11, thereby interrupting the current path in the circuit breaker. As can be seen, the output voltage will be generated in approximately 133 ms after the malfunction of the microcomputer 12 or interruption of the reset pulses.

10

30

For completeness in the disclosure of the above described microprocessor watch-dog monitoring circuit but not for the purposes of limitation, the following representative values and component identifications are submitted. These values and components were employed in a circuit that was constructed and tested and which provides a high quality performance. Those skilled in the art will recognize that many alternative elements and values may be employed in constructing circuits in accordance with the present invention.

			_
	PART	TYPE or VALUE	
	R1	18 ohms	
	R2	75K ohms	
	R5	27K ohms	
15	R6	.1 ohms	
	R7	10K ohms	
	R8	14K ohms	
	R9	1K ohms	
	R18	100 ohms	
20	C1	.22 uf	
	C3	.001 uf	
•	D1	IN4148	
	D2	BAZ 170	
	Q2	BS 170	
25	Q3	2N3906	
	Q1,Q4	2N3904	

From the foregoing detailed description, it can thus be seen that the present invention provides an improved microprocessor watch-dog monitor for electronic trip units which includes a comparator circuit formed of a first bipolar transistor of the PNP-type conductivity and a second bipolar transistor of the NPN-type conductivity.

10

15

The watch-dog monitor of the present invention provides for more reliable operation and performance at reduced cost than those traditionally available.

While there has been illustrated and described what is at present considered to be a preferred embodiment of the present invention, it will be understood by those skilled in the art that various changes and modifications may be made, and equivalents may be substituted for elements thereof without departing from the true scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the central scope thereof. Therefore, it is intended that this invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out the invention, but that the invention will include all embodiments falling within the scope of the appended claims.

10

15

20

WHAT IS CLAIMED IS:

1. A microprocessor watch-dog monitor for electronic trip units comprising:

an input transistor (Q1) having its gate coupled to an input terminal (20) and its source connected to a ground potential;

a first resistor (R1) having its one end connected to the drain of said input transistor (Q1) and its other end connected to an internal node (A);

a timing circuit (16) of a second resistor (R2) and a capacitor (C1), said second resistor (R2) having its one end connected to a power supply potential (VCC) and its other end connected to one end of said capacitor (C1) and to said internal node (A), the other end of said capacitor (C1) being connected to the ground potential;

a comparator circuit (18) formed of a first switching transistor (Q3) and a second switching transistor (Q4);

30

35

said first switching transistor (Q3) having its emitter connected to said internal node (A);

said second switching transistor (Q4) having its base connected to the collector of said first switching transistor (Q3), its collector connected to the base of said first switching transistor (Q3), and its emitter coupled to an output terminal (22); and

a voltage divider formed of third and fourth resistors (R7, R8), said third resistor (R7) having its one end connected to the power supply potential (VCC) and its other end connected to the collector of said second switching transistor (Q3) and to one end of said fourth resistor (R8), the other end of said fourth resistor (R8) being connected to the ground potential.

2. A microprocessor watch-dog monitor as claimed in Claim 1, wherein said input transistor (Q1) is comprised of an N-channel field-effect transistor.

in.

3.50 A microprocessor watch-dog monitor as claimed in Claim 2, wherein said first switching transistor (Q3) is a bipolar transistor of the PNP-type conductivity.

5

5

- 4. A microprocessor watch-dog monitor as claimed in Claim 3, wherein said second switching transistor (Q4) is a bipolar transistor of the NPN-type conductivity.
- 5. A microprocessor watch-dog monitor as claimed in Claim 1, further comprising a second input transistor (Q2) having its base coupled to a second input terminal (24), its collector coupled to the base of said first input transistor (Q1), and its emitter connected to the ground potential.
- 6. A microprocessor watch-dog monitor as claimed in Claim 1, wherein said first input terminal (20) is connected to a microcomputer (12) for receiving reset pulses to render periodically said input transistor (Q1) to be conductive.
- 7. A microprocessor watch-dog monitor as claimed in Claim 6, wherein said timing circuit (16) generates a turn-on signal to the emitter of said first switching transistor (Q3) after the absence of the reset pulses for a predetermined time to render said first and second switching transistors (Q3, Q4) to be conductive thereby producing an output signal at the output terminal (22).

- 8. A microprocessor watch-dog monitor as claim d in Claim 7, further comprising a trip solenoid which is energized in response to said output voltage for interrupting a current path in a circuit interrupter.
- 9. A microprocessor watch-dog monitor as claimed in Claim 1, further comprising a diode having its cathode connected to the base of said input transistor (Q1) and its anode connected to the ground potential.

PCT/US93/01946

5

15

20

10. A microprocessor watch-dog monitor for electronic trip units, comprising:

input transistor means (14) responsive to reset pulses for resetting periodically timing means (16);

said timing means (16) for generating a turn-on signal after the absence of the reset pulses for a predetermined time at an internal node (A);

a comparator circuit (18) formed of a first switching transistor (Q3) and a second switching transistor (Q4);

said first switching transistor (Q3) having its emitter connected to said internal node (A);

said second switching transistor (Q4) having its base connected to the collector of said first switching transistor (Q3), its collector connected to the base of said first switching transistor (Q3), and its emitter coupled to an output terminal (22);

a voltage divider formed of first and second resistors (R7, R8), said first resistor


(R7) having its one nd connected to a power supply potential (VCC) and its other end connected to the collector of said second switching transistor (Q3) and to one end of said second resistor (R8), the other end of said second resistor (R8) being connected to a ground potential; and


30

said first and second switching transistors (Q3, Q4) being turned on in response to said turn-on signal to produce an output signal at the output terminal.

- 11. A microprocessor watch-dog monitor as claimed in Claim 10, wherein said input transistor (Q1) is comprised of an N-channel field-effect transistor.
- 12. A microprocessor watch-dog monitor as claimed in Claim 11, wherein said first switching transistor (Q3) is a bipolar transistor of the PNP-type conductivity.
- 13. A microprocessor watch-dog monitor as claimed in Claim 12, wherein said second switching transistor (Q4) is a bipolar transistor of the NPN-type conductivity.

- 14. A microprocessor watch-dog monitor as claimed in Claim 10, further comprising second input transistor means coupled to said first input transistor means for testing the operation of said watch-dog monitor.
- 15. A microprocessor watch-dog monitor as claimed in Claim 10, further comprising a trip solenoid which is energized in response to said output voltage for interrupting a current path in a circuit interrupter.





INTERNATIONAL SEARCH REPORT

International application No.
PCT/US93/01946

A. CLASSIFICATION OF SUBJECT MATTER							
US CL	:H02H 3/00 :361/93						
	According to International Patent Classification (IPC) or to both national classification and IPC						
	DS SEARCHED ocumentation searched (classification system followed	hy classification symbols)					
	361/92,94; 364/483;	oy vassaround symbols,					
Documentat	ion searched other than minimum documentation to the	extent that such documents are included	in the fields searched				
Electronic d	ata base consulted during the international search (na	me of data base and, where practicable,	, search terms used)				
C. DOC	UMENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where ap	propriate, of the relevant passages	Relevant to claim No.				
A,P	US,A, 5,166,887 (Farrington et al.) 24 November 1992.		1-15				
A,P	US,A, 5,151,854 (Adams et al.) 29 document).	1-15					
		,					
Furth	er documents are listed in the continuation of Box C	See patent family annex.					
	ecial categories of cited documents: cument defining the general state of the art which is not considered	"T" later document published after the into date and not in conflict with the applic principle or theory underlying the inv	ation but cited to understand the				
100	be part of particular relevance tier document published on or after the international filing date	*X* document of particular relevance; the	e claimed invention cannot be				
L do	cument which may throw doubts on priority claim(s) or which is ed to establish the publication date of another citation or other	when the document is taken alone "Y" document of particular relevance; th					
"O, qo	ecial reason (as specified) cument referring to an oral disclosure, use, exhibition or other sans	considered to involve an inventive combined with one or more other suc being obvious to a person skilled in the	step when the document is h documents, such combination				
P do	current published prior to the internstional filing date but later than priority date claimed	*&* document member of the same patent					
	actual completion of the international search	Date of mailing of the international sec	arch report				
29 APRII	. 1993	09 JUN 1993					
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Authorized officer 1			Nguja				
Box PCT Washington, D.C. 20231 TODD E. DEBOER EGUZEN NGOC-113							
	io. NOT APPLICABLE	Telephone No. (703) 308-1678	11 10171 11717 17				